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Abstract—As machine learning spreads into more and more
application areas, micro controllers and low power CPUs are
increasingly being used to perform inference with machine
learning models. The capability to deploy onto these limited
hardware targets is enabling machine learning models to be used
across a diverse range of new domains. Optimising the inference
process on these targets poses different challenges from either
desktop CPU or GPU implementations, where the small amounts
of RAM available on these targets sets limits on size of models
which can be executed. Analysis of the memory use patterns of
eleven machine learning models was performed. Memory load
and store patterns were observed using a modified version of
the Valgrind debugging tool, identifying memory areas holding
values necessary for the calculation as inference progressed.
These analyses identified opportunities optimise the memory use
of these models by overlapping the input and output buffers
of individual tensor operations. Three methods are presented
which can calculate the safe overlap of input and output
buffers for tensor operations. Ranging from a computationally
expensive approach with the ability to operate on compiled layer
operations, to a versatile analytical solution which requires access
to the original source code of the layer. The diagonal memory
optimisation technique is described and shown to achieve memory
savings of up to 34.5% when applied to eleven common models.
Micro-controller targets are identified where it is only possible
to deploy some models if diagonal memory optimisation is used.
I. INTRODUCTION
L IMITED processing power available on embedded CPUsis a hindrance when running machine learning (ML)
models, but if longer execution time is acceptable then it
is still possible to perform inference. The amount of RAM
however places a hard limit on the size of models which
can be executed. If intermediate tensor values do not fit in
the available memory on a target, there is no straightforward
method to be able to execute the model. Taking an example
network which is already optimised to be small, MobileNet
v1.0 0.25 128, quantised to 8 bits [1]. When inference is
being performed with this model the second 2D convolution
operation needs 32 KB input and 64 KB output buffers. This
operation sets the peak RAM requirement for inference with
this model at 96 KB as can be seen in the intermediate buffer
allocation pattern shown in Figure 1. This figure displays the
location of intermediate tensor buffers, where location within
the tensor arena is shown on the x-axis while its scope (first
use to final use) is shown on the y-axis. Tensorflow Lite Micro
[2] uses a monolithic memory region known as the tensor
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Fig. 1. Intermediate tensor buffer locations in for the example model
(MobileNet v1 0.25 128 quantised).Location within the tensor area memory
is shown on the x-axis while the scope of each buffer from first to last use is
shown on the y-axis.
arena to hold intermediate tensor values. If no buffer pre-
allocation information is provided alongside the model then
a heap allocation strategy is used by default.
To investigate opportunities for reducing the peak memory
usage and therefore tensor area size needed by ML models
a customised version of the Valgrind debugging tool [3] was
developed, this tool can observe memory read and write oper-
ations within the tensor arena as the model is being executed.
This analysis determines the areas of memory which are
holding values which are later read and used for calculations,
and redundant memory where the value is never read. Figure
2 a shows a memory trace produced by this tool of the same
MobileNet implementation described in Figure 1. Exposing the
internal workings of each operation in this way an opportunity
can be clearly seen to reduce the peak memory requirement
by overlapping the input and output buffers of operations.
This approach of diagonal memory optimisation can sig-
nificantly reduce the peak memory demands of machine
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Fig. 2. Intermediate buffer memory access pattern for the example model (MobileNet v1 0.25 128 quantised). In use areas shown in grey, load, store, and
update events in red, blue, and green respectively. Plot a shows the memory access pattern when the original heap allocation strategy is used to allocate
intermediate buffers, large areas of unused memory can be seen indicating that a more optimal use of memory is possible. Plot b shows the memory access
pattern of the same model with intermediate buffers allocated using diagonal memory optimisation, in-use memory is packed more densely allowing the size
of the tensor area to be reduced.
learning models but is only possible if the underlying layer
implementations are known and functions exist to determine
the safe overlap offset of a specific layer instance. This
requires an architectural change from pre-allocation schemes
currently used by Tensorflow Lite Micro and uTensor from
ARM [4], where intermediate buffers are allocated without any
knowledge of the layer implementations which will eventually
use them.
Calculating the safe input/output buffer overlap for tensor
operations is not a task that has been described in literature
before. Yet it is an essential capability of tools that can
automatically leverage this optimisation strategy. This work
investigates three approaches to the calculation of the buffer
safe overlap (Os) and presents a set of analytical solutions
for common tensor operations. These solutions are evaluated
by generating buffer pre-allocation patterns for eleven notable
ML models, memory reductions of up-to 33% were achieved.
Figure 2 b illustrates how diagonal memory optimisation
reduces the amount of memory MobileNet requires by packing
in-use areas of memory together more densely than block level
optimisers.
Several existing memory optimisation strategies for edge
ML implementations are described alongside diagonal mem-
ory optimisation in section II. It is shown that diagonal mem-
ory optimisation is complimentary most existing approaches
enabling even greater savings. The task of computing Os for
any layer implementation is investigated in Section III and
three different methods are presented. Diagonal memory opti-
misation with performance optimised layer implementations
is the discussed with reference to vectorisation and multi-
threading.
The optimised buffer allocation patterns generated in this
work have been verified as safe using an open-source tool
TFMin [5] released by the authors. This tool generates ANSI
c implementations of ML models from Tensorflow sessions
and TFLite flatbuffers, which utilise fixed pre-allocated mem-
ory patterns. Example code is provided which performs the
Diagonal Memory Optimisation described in this paper on
the MobileNet v1 and v2 models [1], and verifies the correct
estimates are produced.
II. OPTIMISING MEMORY USE OF EDGE ML
Machine learning models are in essence graph functions
made up of large tensor operations. These operations are exe-
cuted sequentially to perform inference and sufficient memory
must be available to store the intermediate values needed
3during this process. Figure 1 shows the intermediate buffer
locations and scopes for a MobileNet, allocated using a heap
approach. In this case the peak memory requirement is defined
by the third and four buffers which are both needed at the
same time taking 96 KB combined. Looking at these buffer
allocations it does not immediately seem possible to reduce
this memory requirement further, however several methods do
exist to achieve this. Complimentary to those we introduce
diagonal memory optimisation which can further reduce peak
memory requirements.
A. Operation Splitting
Sets of operations requiring large intermediate buffers can in
some instances be split up into smaller operations and executed
sequentially. This has the effect that fewer intermediate values
need to be stored at the same time, at the cost of some tensor
elements being calculated more than once. This method can
be demonstrated using MobileNet v1 where the second and
third operations (a 2D convolution & depthwise convolution)
between them process a 32 KB tensor into a 16 KB tensor.
However the intermediate tensor between these two operations
takes 64 KB increasing the peak memory requirement of this
model.
Due to the small kernel sizes used in this model the receptive
field of each element in the final 16 KB tensor is a 3×3×depth
patch of the 32 KB input tensor. If these two operations are
split into four pairs of operations where each pair computes
a quarter of the final output tensor then four consecutive
intermediate tensors are needed of at most 18 KB. This reduces
the peak memory requirement of the model to 66 KB, however
due to the spatial overlap of the smaller intermediate tensors
6144 elements need to be computed twice. The longer scope
of the input and output tensors means that this approach can
not be combined with diagonal memory optimisation.
The authors have used this approach manually but have not
found any formal descriptions in literature. Operation splitting
has the useful ability to trade memory for processing time to
varying degrees. There is scope for further work in this area
to find methods to automatically analyse tensor graphs for
potential savings and their associated performance penalties.
B. Graph Serialisation
The MobileNet example shown has a perfectly sequential
tensor graph, however other networks such as Nasnet or
DenseNet have more connected topologies. Operations in these
connected graphs can be serialised into different valid orders
which in some cases affects the number of intermediate tensors
needed therefore impacting the peak memory requirement. The
problem of serialising these graphs in such a way to minimise
their memory requirement is NP-hard, so heuristic methods
such as the BMS scheduler proposed by Sbıˆrlea et. al. [6] are
needed.
This re-ordering of operations has been investigated by
ARM in their micro ML tool uTensor [4] and Blacker et.
al in TFMin [7]. Only more complex connected ML models
can be optimised using operation re-ordering meaning it can
not be used with the smaller models often used on micro-
controllers, however it can be used alongside diagonal memory
optimisation.
C. Operation Removal
Element re-arrangement operations such as concatenate and
pack are common in ML models and define the peak memory
requirements of some ML models such as Squeezenet [8].
In most cases it is theoretically possible to remove these
operations if the upstream operations are able to write their
output directly into the aggregated tensor. This removes the
need to store two identical, albeit different shaped copies of
the same elements in memory.
The current architecture of Tensorflow Lite Micro is not
capable of mapping tensor elements into memory in a way
that enables this approach. However it could be added with a
small change to the memory offset function. This approach can
be combined with diagonal memory optimisation, although the
change to the offset function does alter the computation of Os
described in Section III.
D. Diagonal Memory Optimisation
The diagonal memory optimisation technique proposed here
works at a lower level than these graph based approaches
and is complimentary to the graph serialization and operation
removal techniques described. The observation that the input
and output buffers of many tensor operation can be safely
overlapped is utilised in cases where the input to an operation
is not needed by later operations. Therefore the input buffer
can be overwritten during the computation of the operation’s
output. A heap based allocation approach was used to place
intermediate tensor into the tensor arena in reverse execution
order. This ordering was used because diagonal memory
optimisation allows the start of the input buffer to overlap
with the end of the output buffer. The result of the diagonal
memory optimisation approach with buffer overlapping can be
seen in Figure 2 b.
Since buffers are allocated in reverse order this approach can
only be used as a pre-allocation method before the inference
process has started. Our results presented in Section IV were
generated using this reverse heap allocation approach with the
analtyical method of computing the safe buffer overlap Os
described in Section III-D.
III. CALCULATING THE SAFE BUFFER OVERLAP
To understand the definition of the safe buffer overlap three
methods to determine Os are presented. Our initial work
debugging compiled networks is described first, followed by
a more efficient algorithmic approach. Ultimately a method to
derive analytical lower bounds of Os is presented along with
a discussion of their precision. Finally we discuss the effect
of performance optimisation techniques on the utility of buffer
overlapping.
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Fig. 3. Memory traces of four common ML tensor operations. (a) Rectified
Linear Unit, (b) Matrix Multiplication, (c) Depthwise Convolution, (d) 2D
Convolution. These traces only show the intermediate input & output tensor
buffers, omitting the filter and weight buffers.
A. Definition of the Safe Buffer Overlap
It can be intuitively seen in Figure 3 that the input and
output buffers of three of the four tensor operations can be
overlapped a certain amount without any values in memory
being clobbered. The type of operation, algorithm used to
compute the result, size inputs, and parameters all determine
its pattern of memory access and therefore the exact size of
this safe overlap.
Element-wise unary and binary operations such as the Relu
shown in Figure 3 a, have perfectly diagonal input and output
patterns representing the ideal case where Os is simply the
Safe Overlap Os
Fig. 4. Definition of the safe buffer overlap (Os) metric, defined as the
maximum overlap where no in-use areas of memory are clobbered.
size of the output buffer. It is interesting to observe here, that
in-place buffer re-use is actually a special case of diagonal
memory optimisation. The matrix multiplication operation
shown in Figure 3 b represents the other extreme, the whole
range of its output buffer is repeatedly updated until the final
slice is processed. In this case the input and output buffers
can not be overlapped at all. Depth-wise convolution and
2D convolution operations shown in Figures 3 c & d fall
somewhere between these two extremes.
By convention implementations progress from lower in-
dices to higher indices, for simplicity this work assumes
that algorithms will always be processed in this direction.
Although it is theoretically possible to make use of algorithms
which can process in either direction, this work has not
investigated this option. Safe overlap Os is formally defined
as the maximum number of bytes that the start of the input
buffer can be overlapped with the end of the output buffer
without clobbering any values in memory, as shown in Figure
4. The memory saved for each operation is identical to the
buffer overlap Os itself. The process of determining Os and
using the safe overlap when allocating intermediate buffers is
the central new concept of diagonal memory optimisation.
B. Bottom up Method
Bottom up approaches such as the Valgrind [3] method
described in Section I observe the load and store operations of
a compiled operation as it is being debugged. The difference
between this and a conventional memory trace is a mechanism
to isolate the memory operations of the layer implementation
from the rest of the compiled binary. The authors used a FIFO
between the binary on test and the debugger itself to inform the
debugger of the input and output buffer locations. A dedicated
memory region within the binary on test was used to signal the
start and end of each layers computation. This tool was used to
record the memory access patterns of single layer operations
and whole ML models, identifying the original opportunity for
memory optimisation of MobileNet shown in Figure 2 a.
The raw output of this introspection method is a set of
memory events at 2D locations in time and buffer-offset,
measured in instructions and bytes respectively. This type of
raw output was used to produce the plots shown in Figure 3
showing the memory access patterns of four types of operation.
These events can also be processed to find the maximum
5safe overlap Os between the input and output buffers of the
operation being analysed.
The advantage of the bottom-up method is that the layer
implementation can be a black-box, even implementations in
compiled libraries can be analysed meaning this approach
can be used with many existing operations. There is however
a requirement that memory read/write behaviour must be
deterministic, which excludes multi-threaded implementations
due to the non-deterministic nature of thread synchronisation.
This limitation applies to diagonal memory optimisation itself
which is discussed further in Section III-F. The disadvantage
of this method is its high computational cost and the com-
plexity of the process. Building dedicated test binaries and
debugging layer implementations is a complex approach, the
algorithmic and analytic methods described offer faster and
more portable approaches to find Os but require access to
original source code.
C. Algorithmic Method
The algorithmic method requires the development of a
new algorithm to compute Os based upon the original layer
implementation. This new algorithm removes the calculation
of tensor values leaving only the calculation of buffer offsets
where these values would have been read from and written to.
The original implementation is analysed so that the number
of write or update operations (Steps) on the output buffer
can be determined. A new algorithm is then written which
produces two arrays minR & maxW each Steps long. Where
each element of minR contains the minimum read offset of
that step and all future steps, while each element of maxW
contains the maximum write offset of this step and all previous
steps. Os can then be calculated using Os = Ob + minD
where Ob is the output buffer size and minD is the minimum
of minR − maxW across the arrays. This core conceptual
structure of the algorithmic method and is enough for a
developer to write a new algorithm to compute for Os for
any existing deterministic algorithm.
A practical demonstration of this method is presented us-
ing pseudo code of the depthwise 2D convolution reference
implementation from Tensorflow lite shown in Algorithm 1.
Bias and activation functions have been omitted for clarity
since they have no effect on the computation of Os.
In this case a single output element is computed within
each iteration of the 5th nested loop, therefore the minR &
maxW arrays need to be batches× outputH × outputW ×
inputD × filterC elements long. The value of minR can
be found for each iteration as the minimum of all values
computed within the filterY & filterX loops, as long as
a final reverse pass is performed to enforce the ’minimum of
all future iterations’ requirement. The value of maxW for an
iteration is the highest value of Oo computed so far through
the loops. These modifications are shown in Algorithm 2.
An implementation of the pseudo code above can be used
to calculate the value of Os for any instance of the reference
depthwise 2D convolution operation directly without the need
to inspect the behaviour of a compiled layer. The pattern of
code changes in the demonstration above can be applied to any
Algorithm 1: Depthwise 2D Convolution - Pseudo
Code
for b = 0 to batches do
for outY = 0 to outputH do
for outX = 0 to outputW do
for ic = 0 to inputD do
for m = 0 to filterC do
total← 0 for filterY = 0 to
filterH do
for filterX = 0 to filterW do
if input element in input
tensor then
Fo ← [calc filter offset]
Io ← [calc input offset]
total← total +
(filter[Fo]× input[Io])
end
end
end
Oo ← [calc output offset]
output[Oo]← total
end
end
end
end
end
single-threaded tensor operation converting it into an algorithm
for the direct computation of Os. In this specific example
further inspection of the source code reveals that the values of
minRo and Oo calculated by the first set of loops will always
be monotonic with respect to it. Therefore in this case the
code could be simplified to a single set nested of loops.
The algorithmic method is significantly faster and more
convenient than the bottom-up method, however it still requires
almost the full layer operation to be executed. Since Os is
generated by complex algorithms it is difficult to generalise
the solutions between different types of layer implementation.
These shortcomings are addressed using by analytical method
described in the following section.
D. Analyical Method
The Analytic approach derives an equation for a specific
layer implementation which directly calculates Os for any
instance of that layer. This approach requires the least compu-
tation time and more importantly is the least error-prone when
translating between programming languages. We describe the
approach taken to derive these analytical solutions for several
common ML layer implementations. These analytical Os
equations were then used to generate optimised buffer pre-
allocations of the eleven test models shown in Section IV.
It is important to note that useful solutions for the safe
buffer overlap function, do not need to be exact, lower bound
estimators will not break the operation while still reducing
memory use. This means that analytical solutions can simplify
certain details for convenience and still be of use.
6Algorithm 2: Computation of Os - Pseudo Code
Steps← batches·outputH·outputW ·inputD·filterC
minR = array(iCount) maxW = array(iCount)
maxFo = 0 it = 0 for b = 0 to batches do
for outY = 0 to outputH do
for outX = 0 to outputW do
for ic = 0 to inputD do
for m = 0 to filterC do
minRo ← +inf for filterY = 0
to filterH do
for filterX = 0 to filterW do
if input element in input
tensor then
Io ← [calc input offset]
minRo ←
min(minRo, Io)
end
end
end
minR[it]← minRo Oo ← [calc
output offset]
maxW [it]← max(maxFo, Oo)
it← it+ 1
end
end
end
end
end
minRo ← +inf minD ← 0 for i = Steps to 0 do
minR[i] = min(minR[i],minRo)
minD ← min((minR[i]−maxW [i]),minD)
end
Os = outputBufSize+minD
The memory access behaviour of an operation is dis-
tilled into two functions minR(i) and maxW (i) where i
is equivalent to Steps as defined in the algorithmic method.
These two function minR(i) and maxW (i) have the same
meaning as the arrays defined in the algorithmic method, this
apporach however will derive equations for them. Figure 6
shows an example of the derived monotonic minR(i) function
for depthwise 2D convolution, it can be seen than all read
operations, shown in blue, are bounded by the function shown
in green.
Using these two functions Os can then be found using
Equation (1) where ic is the total number of iterations, OBs is
the size of the output buffer, and Ts is the tensor element size
in bytes. Strictly this is enough information for a developer to
be able to derive an analytic solution for Os for any algorithm.
However for clarity the derivation of the Os equation for a
reference depthwise 2D convolution is shown to illustrate how
this can be applied to typical layer implementations used in
ML models.
Os = OBs+min{minR(i)−maxW (i) : i ∈ Z∧0 > i > ic}Ts
(1)
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Fig. 5. Memory read pattern example from a depthwise 2D convolution.
Points highlighted define a linear boundary containing all read operations.
The approach to solving Os here is the similar to the
algorithmic method, except given analytic solutions for both
minR(i) and maxW (i) then Equation (1) can be simplified
to an analytic solution. Using these analytic solutions Os
can be computed directly without needing to loop through a
large simulated tensor operation, potentially taking millions of
iterations.
Taking the algorithmic solution for Os of the reference
DepthwiseConv2D operation used above we can study it and
derive a purely analytical solution for the lower bound of
minR(i). Figure 5 shows the pattern of memory reads for
an instance of this layer operation, the reads highlighted
with red circles can be used to define a linear function
encompassing all reads of this algorithm. Firstly the location
of the highlighted operations within the loops of the algorithm
must be determined. Secondly functions for the iteration and
read offset of this points must be produced.
In the case of this operation the exact read operations
highlighted occur during every iteration of the outY loop
and the final combined iteration of the outX , ic and m
loops. Knowing this we determine that each of the highlighted
reads occurs where outY = N, outX = outputW − 1, ic =
inputD − 1,m = filterC − 1. Next we determine that the
minimum read within this iteration will always occur when
filterY = 0, filterX = 0.
Using these observations we can define equations for loca-
tion of these points in iterations (i) and memory offset (o) in
terms of the iteration through the outY loop (N ). This is done
by tracing these calculations backwards through the original
source code to the inputs of the layer.
i = (N ·OwOdKc)− 1 (2)
o = Offset(N · Sw − Pw, (Ow − 1)Sh − Ph, Id − 1) (3)
Where:
Offset(r, c, d) = (r · Iw + c)Id + d) (4)
Ph =
⌊
OhSh − Sh +KhDh −Dh − Ih + 1
2
⌋
(5)
Pw =
⌊
OwSw − Sw +KwDw −Dw − Iw + 1
2
⌋
(6)
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Fig. 6. minR(i) bounding function for the depthwise 2D convolution
implementation. It can be seen that all read operations (in blue) lie above
the monotonic function (green).
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Case A Case B
Fig. 7. The two possible definitions of the analytical minimum bound,
depending on the relative gradient of the minR & maxW functions.
Where Iw & Ih are input shape, Ow & Oh are output shape,
Kw, Kh & Kc are kernel size, Sw & Sh are stride steps, Dw
& Dh are dilation ratios.
The equations for these points (2) & (3) can then be used to
find the gradient dido of the line (a) and the offset at iteration
zero (b) defining a linear function which bounds all the read
operations of this layer implementation. Simplifying these
gives the equations (7) & (8) for a & b respectively.
for the gradient and offset of this linear function with
reference to the source code of it’s implementation:
a =
ShIw
OwKc
(7)
b = (OwSw − PhIw − ShIw − Sw − Pw + 1)Id (8)
Truncating this linear function at zero gives a good lower
bound approximation of the ideal minR(i) as shown in Figure
6.
minR(i) = max(0, a · i+ b) (9)
The function maxW (i) is trivial in the case of this oper-
ation, since each iteration calculates a single element of the
output tensor and the loops are nested in increasing dimension
order, therefore.
maxW (i) = i (10)
Equations (1), (9) & (10) can be combined into a single
Equation (11) by observing that Os is defined by the minR
& maxW functions in only two possible ways, as shown in
Figure 7. If the gradient of maxW is lower than that of minR
then it is defined as in case A otherwise it is defined as in
case B. These two cases result in the two terms of the min
function in the simplified analytical solution for Os shown in
TABLE I
SPECIFICATION OF 2ND DEPTHWISE 2D CONVOLUTION IN MOBILENET
Setting Value
input shape (w, h, c) 112, 112, 96
filter shape (w, h, x, y) 3, 3, 96, 1
output shape (w, h, c) 56, 56, 96
stride (w, h) 2, 2
dilation (w, h) 1, 1
Equation (11). This part of the analytical solution can be used
to describe Os for a wide range of tensor operations, including
2D convolution, all pooling operations as well as the depthwise
3D convolution described here. The only variation of this form
are the equations for a and b which define the truncated linear
bound of their read offsets.
Os = OBs +min
{
b
a
, aic + b− ic
}
Ts (11)
Using this same process the minimum bound linear func-
tions of several common ML reference operations have been
derived. Combining these with Equation (10) gives their
respective analytical solutions for Os.
Reference 2D Convolution Operation:
a =
ShIwId
OwOd
(12)
b = (OwSw − PhIw − ShIw − Sw − Pw)Id + 1 (13)
Reference Pooling Operations (all types):
a =
ShIw
Ow
(14)
b = (OwSw − PhIw − ShIw − Sw − Pw)Id + 1 (15)
Example values of Os calculated using the algorithmic and
analytic methods with reference to the ML models analysed
are presented in Section III-E. It was found that the approx-
imations of the analytic method had a penalty below 2% of
the memory saved and is some cases had no penalty at all.
E. Precision of the Analyical Method
Since the analytical solutions presented in Section III-D are
lower bounds as opposed to the exact values computed by the
algorithmic method in Section III-C, it is important to quantify
the difference between the two. Using MobileNet v2 1.0 224
as an example when diagonal memory optimisation is used, it’s
peak memory requirement is defined by the second depthwise
2D convolution operation described in Table I.
Computing the Os of this operation using the algorithmic
method gives a result of 1204224 bytes, while computing it
using the analytic solution presented in Equations (7) (8) &
(11) gives a result of 1193376 bytes. In this case the exact
value has been underestimated by 10848 bytes or 0.18%, in
8TABLE II
ESTIMATION ERROR OF SAFE OVERLAP (Os)
Model
Safe Offset (Os) Error
Exact Estimate
mobilenet v1 1.0 224 1204224 1193376 0.18%
mobilenet v2 1.0 224 1605632 1598400 0.15%
Inception ResNet v2 2746884 2746884 0%
the context of the models optimised memory requirement of
4.6 MB we consider this to be an acceptable approximation.
Table II shows these same results for three networks,
comparing the exact algorithmic result with the lower bound
from the analytical method. The underestimation of Os ranges
from 0% to 0.18%. Networks present in the full results but
omitted from this table were optimised by reducing element-
wise operations, therefore the lower bound approximation had
no effect.
F. Performance Optimised Layer Implementations
The reference depthwise 2D convolution used as an illustra-
tive example in sections III-C and III-D is not the most com-
putationally efficient implementation. This implementation is
commonly used for smaller models used in embedded ML
applications however more efficient versions are increasingly
being used that are optimised for specific processor families,
such as cmsis-nn from ARM [9]. It is important to determine
if safe buffer overlapping is possible when using these faster
implementations, and to discover if the process described
above to derive the analytical solution to Os is still valid.
Two optimisation approaches are commonly used in embed-
ded ML: loop un-rolling and vectorisation takes advantage of
single instruction multiple data (SIMD) operations and reduces
loop overheads; while multi-threading can be used when com-
putations as opposed to memory access are the performance
bottle-neck. These two approaches are not mutually exclusive
and are often used together.
Vectorisation compliments diagonal memory optimisation
because multiple elements are processed in longer words,
therefore some reads occur earlier and some writes occur later.
However it is always possible that trailing elements may need
to be computed individually, for this reason the value of Os
for vectorised optimisation is the same as for the reference
operations already described.
Multi-threading as it is usually implemented reduces the
utility of using diagonal memory optimisation. Threads are
generally each given a different contiguous region of the
output buffer to compute, resulting in a memory access pattern
similar to the one shown in Figure 8. It must be noted
that the Valgrind tool used to generate this trace interleaves
threads on a single core so does not precisely reproduce true
multi-threaded behaviour. However two important features can
be seen, firstly four different regions of the output buffer
are being computed at similar times and secondly the read-
/write pattern has become non-deterministic. It is possible to
overcome these problems by interleaving the elements each
thread computes and ensuring that threads are synchronised to
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Fig. 8. Memory trace of a 5 × 5 2D Convolution operation being executed
using four threads.
within a maximum offset. It is therefore theoretically possible
to write buffer-overlap safe multi-threaded layer implemen-
tations, however more work is needed to demonstrate the
practicality and reliability of the technique in this case.
IV. RESULTS
A range of network models were analysed with particular
emphasis on smaller models intended for mobile applications.
These models were sourced from the public repositories Keras
Application [10] and TensorFlow models [11]. Six purely
sequential models were analysed, variants of both MobileNet
v1 and v2. The sequential nature of these models makes
them more amenable to optimisation than the more complex
connected networks which have been analysed. Inception v4,
Inception ResNet, Nasnet Mobile, DenseNet and ResNet 50
are all complex connected networks, as will be shown this
makes predicting the effect of diagonal memory optimisation
harder than for simpler sequential models.
A Modified heap allocation algorithm was used to place the
tensors buffers in memory for each test and thereby find the
peak memory requirement for each model. This algorithm uses
conventional heap allocation to place tensor buffers in memory,
but chooses a heuristic order in which to allocate buffers which
has been found to reduce the peak memory requirement. The
next buffer to allocate is chosen using two steps. First the
set of un-allocated tensors who’s scope overlap with allocated
buffers is found. Out of this set buffer is chosen which can be
‘heap‘ allocated into the lowest address space. This algorithm
is initiated by allocating a single input or output buffer at
offset zero, to perform a forwards or backwards allocation
respectively. Each model’s tensor graph was serialised using
both an eager and lazy execution strategy with the lowest peak
memory figure being taken.
The greatest memory savings can be seen in the variations
of MobileNet v1 and inception resnet v2 [12]. In both these
models the memory saving occurs in the first few operations
where the graph is sequential so the only intermediate values
needed are the input and output of a single operation. Again in
both cases the optimised operation is a 2D convolution which
produces an output tensor twice the size of its input tensor.
Here diagonal memory optimisation is able to overlap these
two buffers by a few bytes less than size of the input buffer,
explaining why the memory saving is almost exactly a third.
MobileNet v2 variants also have sequential graphs but in this
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Fig. 9. a, DenseNet original buffer allocation pattern (only the first fifth of
the model is shown for clarity). b, Buffer allocation pattern optimised using
DMO, Peak memory defining buffers are shown in blue. It can be seen that
none of the buffers which define peak memory are overlapped.
case the depthwise 2D convolution where the peak memory
requirement occurs has an input tensor four times larger than
its output. The input and output buffer of this operation are
overlapped by almost the full size of the output tensor resulting
in a 20% saving.
The 4.55% memory saving for DenseNet produced by DMO
is an anomaly. In this instance the saving is not produced by
diagonal optimisation directly but by a more optimal layout
of non-overlapped buffers produced by the heap allocation
strategy used. In this case DMO has altered the order that
these non-overlapped buffers are allocated so they take up less
memory, see Figure 9. The modified heap allocation strategy
used is a heuristic with no guarantee of optimality due to the
NP-hard nature of the buffer allocation problem. It is possible
that a more effective heap allocation strategy could produce
a buffer pre-allocation pattern with this same peak memory
requirement without the use of DMO.
The remaining networks Nasnet Mobile and ResNet 50
have the same peak memory requirement even when diagonal
memory optimisation is used, both these models are densely
connected. Many of the operations within these models pro-
duce tensors which are used by more than one subsequent
operation, the requirement for these tensor values to be held
in memory for longer reduces the opportunities to use DMO
which overwrites the values of input buffers.
It is important to note that the required memory figures
shown in Table III only include intermediate tensor values and
not the weights of the model itself. In all the models analysed
the model weights require significantly more storage than the
intermediate values themselves, MobileNet v1 0.25 224 for
example has a diagonal memory requirement of 786 KB but
has aproximately 2.5 MB of weights. This would make it
seem as though diagonal memory optimisation is not be much
use in the real world, except that micro-controllers almost
universally have much more flash memory than SRAM. The
STM32F103xF from ST Microelectronics [15] is a commonly
used ARM Cortex M3 micro-controller with 768 KB or 1
TABLE III
MEMORY SAVING USING DIAGONAL OPTIMISATION
Model
Peak Memory (KB)
Saving
Original Optimised
MobileNet v1 1.0 224 4704 3136 33.3%
MobileNet v1 1.0 224 (8 bit) 1176 784 33.3%
MobileNet v1 0.25 224 1176 786 33.2%
MobileNet v1 0.25 128 (8 bit) 96 64 33.1%
MobileNet v2 0.35 224 2940 2352 20%
MobileNet v2 1.0 224 5880 4704 20%
Inception v4 [12] 10879 10079 7.35%
Inception ResNet v2 [12] 8399 5504 34.4%
Nasnet Mobile [13] 4540 4540 None
DenseNet 121 [14] 8624 8232 4.55%
ResNet 50 v2 [12] 10976 10976 None
MB of program storage and 96 KB of SRAM. Using diago-
nal memory optimisation it becomes possible to execute the
smallest MobileNet (v1 0.25 128 8bit) on this chip, however
the weights of this model take 623 KB, 60.8% of the micro-
controllers program memory. Similarly the Atmel AT32UC3C
[16] used by the on-board computer of the ESAs ESEO
mission [17] has at least four times more flash memory than
SRAM across all its variants.
V. CONCLUSION
An opportunity for memory optimisation was discovered
while inspecting the memory use patterns of compiled ML
models, this opportunity to reduce the RAM requirements
of running these models is especially important in edge ML
applications where models are running on low power micro-
controllers. The method of diagonal memory optimisation has
been described and several methods presented to compute the
critical buffer overlap Os metric required to use this technique.
Including a formal analytic approach to easily compute the
lower bound of Os. Several other techniques with the potential
to reduce the memory requirement of ML models have been
discussed, and it has been shown that they are complimentary
with diagonal memory optimisation itself.
The operation splitting technique described here has been
shown to be possible, but further work is needed in this area
to formalise its use. Additional work is needed in order to use
diagonal memory optimisation with multi-threaded implemen-
tations of ML models where thread synchronisation is critical
to avoid computed values in memory being overwritten.
Significant memory savings have been demonstrated on a
range of real world models including making the smallest pos-
sible implementation of MobileNet even smaller. The memory
optimisation algorithm described in this paper is available in
the open-source TFMin tool [5], to ease its investigation and
adoption by the community. Diagonal memory optimisation
will enable larger ML models to be executed on micro-
controller targets than currently possible, enabling smarter
devices and or savings in power and cost.
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